LAUNCH Technical Workforce Solutions is seeking an Sr. Electrical Engineer FPGA ASIC Designer for an opportunity in Camden, NJ.

Job Duties and Responsibilities:

Reporting to the Manager of Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) Design Engineer will be part of the core design team, responsible for the architecture, implementation, verification/validation through Software integration test, for delivery of complex FPGAs AND/OR ASICs systems.

Essential Functions:

• S/he will develop architectures for implementation of high throughput complex designs involving Cryptographic Algorithms (VHDL, HLS) with high speed protocols– NVMe, PCIe/SRIOV, 10G-400G Ethernet, TCP/IP, and IP development/integration targeting ARM SOC FPGAs (Ex. Xilinx MPSOC) AND/OR ASICs.

•  

  Additionally S/He will be responsible for writing/debugging tests/sequences for End-to-End simulation on UVM framework, with System Verilog Assertions, and also writing/debugging C++ based SW driven validation on SOC evaluation boards (Xilinx MPSOC) running Linux.

•  

  We have deployed state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA including HLS, Mentor Questa family, VIPs for UVM, Clock Domain Crossing (CDC), Catapult (HLS).

  This is a key, high impact, high visibility role in the organization to ensure robust quality and delivery of Communication products for National Security.

Preferred Additional Skills:

• At least 5 year experience with proven track record of implementing complex algorithms in networking ASIC/FPGAs

• Bachelor of Science in Electrical Engineering or Computer Science or equivalent

• Master of Science in Electrical Engineering or Computer Science preferred
• Proficiency in VHDL, C++ (OOP) and System Verilog Assertions (SVA)
• Experience with debugging in ARM ecosystem with Linux OS
• Knowledge of high-speed protocols (PCIe, TCP/IP, Ethernet)
• Excellent Analytical/Debug skills
• Good verbal, written, and presentation skills
• US Government Secret security clearance or ability to obtain clearance required which includes US citizenship

A PLUS for prior experience with:
• High Level Synthesis (HLS) with Vivado, Mentor Catapult
• Xilinx MPSOC, and Vivado SDK and Linux super user
• Cryptographic and high speed networking designs

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, or veteran status.

Why Choose LAUNCH?

A team of aviation staffing experts leads LAUNCH. We understand the challenges of finding the top aviation jobs and we focus on linking you with the best openings in the most sought-after locations.

LAUNCH offers you an ACA compliant benefit package including company-sponsored medical insurance with multiple plans to choose from. Our Minimum Essential Coverage is offered to every employee who does not have coverage elsewhere at no cost to you! LAUNCH also offers a 401(k) program with a company match. Plus, you join the LAUNCH Loyalty Club on your first day, earning you extra cash bonuses, apparel and safety rewards.

If you’re ready to LAUNCH your career, you've found an employer that can take you to new heights.